

PHASE-LOCKED LOOP INITIALIZATION
VIA CURVE-FITTING

BACKGROUND OF THE INVENTION

Coherent demodulation of digitally modulated
5 signals requires a receiver to be synchronized to the
carrier frequency offset and carrier phase offset of
the received signal relative to the transmitted signal.
If left uncorrected, the carrier frequency offset at
the receiver may rotate the transmitted signal
10 constellation, which introduces errors each time a
received symbol rotates past the boundary of a decision
region. The carrier phase offset may also introduce a
fixed rotation to the transmitted constellation, which
causes errors due to the misalignment of the decision
15 regions at the receiver relative to the transmitter.

Generally, in the prior art, receivers employ a
phase-locked loop (PLL) to acquire and track carrier
frequency offsets and carrier phase offsets. During an
initialization period, the PLL locks onto the carrier
20 frequency offset and carrier phase offset. Following
this period, the PLL tracks these two parameters.

For continuous transmission systems, the
acquisition period has an insignificant effect on data
throughput because the acquisition period is only
25 required once during the entire transmission interval.
However, in packet-based systems, the acquisition

period can have a negative impact on data throughput because each packet requires an acquisition phase.

For the foregoing reasons there is a need for improved signal processing methods that may quickly and accurately estimate the initial values of the state variables of a phase-locked loop, thereby reducing the acquisition period. The present invention provides methods and apparatus that meet the aforementioned need.

SUMMARY OF THE INVENTION

The present invention provides methods and apparatus for initializing a phase-locked loop using a signal processing algorithm.

5 In one embodiment of the invention, a method for estimating carrier frequency offset and carrier phase offset is disclosed. The method comprises the steps of (1) estimating phases of a sequence of digitally modulated symbols; (2) removing from each of the
10 estimated phases an angle rotation introduced by a modulation format, wherein the phase rotation is computed based on a reference symbol; (3) deriving a set of values from the estimated phases after removal of said angle rotation, wherein the set of values are a
15 function of the carrier frequency and phase offsets to be estimated; and (4) processing the set of values to determine estimates of the carrier frequency and phase offsets. In this embodiment, the carrier frequency offset and carrier phase offset are used to initialize
20 a Phase-Locked Loop (PLL).

In another embodiment, apparatus is provided for estimating the carrier phase offset and the carrier frequency offset. The apparatus comprises (1) a phase calculator for estimating phases of a sequence of
25 digitally modulated symbols; (2) a remove modulation module for removing an angle rotation introduced by a modulation format to generate a sequence of phase values representative of the carrier frequency offset

and the carrier phase offset; and (3) an estimation module for estimating the carrier frequency offset and the carrier phase offset, whereby the estimation module applies a curve-fitting algorithm to the sequence of phase values to generate a linear function dependent on the carrier frequency offset and the carrier phase offset. In yet another embodiment, the apparatus further comprises an unwrap module for modifying the phase estimates generated by the phase calculator module.

These and other features and objects of the invention will be more fully understood from the following detailed description of the preferred embodiments, which should be read in light of the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a prior art second-order Phase Lock Loop (PLL);

Figure 2 is a block diagram of a PLL
5 initialization module in accordance with the invention;

Figures 3A and 3B are a block diagram and
flowchart, respectively, illustrating a remove
modulation module;

Figures 4A and 4B are a block diagram and
10 flowchart, respectively, illustrating a phase unwrap
module;

Figure 5 is a table of phase values at the output
of each module of the PLL initialization module; and

Figure 6 illustrates the performance of methods
15 and apparatus in accordance with the present invention
in graphical form.

DETAILED DESCRIPTION OF THE INVENTION

In describing a preferred embodiment of the invention illustrated in the drawings, specific terminology will be used for the sake of clarity.

5 However, the invention is not intended to be limited to the specific terms so selected, and it is to be understood that each specific term includes all technical equivalents which operate in a similar manner to accomplish a similar purpose.

10 With reference to the drawings in general and Figures 1 through 6 in particular, the method and apparatus of the present invention are disclosed.

Figure 1 illustrates the basic structure of a phase-locked loop (PLL) 100 in block diagram form. A Numerically-Controlled Oscillator (NCO) 120 generates a
15 signal $v(n)$ which tracks the phase of the input signal $x(n)$. The output of the NCO 120 is controlled by a control signal $c(n)$ generated by a loop filter. The frequency of the output signal $v(n)$ is varied according to the signal $c(n)$. As illustrated in Figure 1, the
20 NCO can be implemented with an integrator and a sinusoidal signal generator. Methods for implementing a voltage or numerically controlled oscillator are well-known to those skilled in the art, and various
25 well known implementations other than that illustrated in Figure 1 can be substituted therefor.

A phase match is measured by the phase error signal $\epsilon(n)$ computed by the phase detector 130 from the

two signals $x(n)$ and $v(n)$, as illustrated in Figure 1. The phase detector 130 can be implemented, for example, with a mixer followed by a low-pass-filter whose output is related to the phase differential between the two input signals. Other methods for implementing the phase detector may also be used.

A loop filter represented herein as frequency filter 110 filters the error signal $\varepsilon(n)$ to generate a control signal $c(n)$ which is used by the NCO 120 to generate its output $v(n)$. The loop filter 110 can be realized as a proportional control characterized by a gain (constant K_1). Alternatively, the frequency filter 110 can be realized as a proportional and integrate (PI) control, as is the case in Figure 1. Other methods for implementing the loop filter 110 may be used as well. The PLL 100 of Figure 1 can be associated with a transfer function that links the phase of the input signal $x(n)$ to the phase of the output signal $v(n)$.

The exemplary PLL 100 is characterized by a transfer function having quadratic terms (second-order PLL). As known in control theory, an n th order loop can be described by n state variables whose future values can be predicted from their initial values if the input of the loop is known. For a second-order PLL, the two state variables may be the carrier phase offset and the carrier frequency offset whose initial values are estimated, and are then brought to their steady-state values during the acquisition phase.

In an initial operation of the PLL 100, as performed in the prior art, a reference signal having a frequency within the bandwidth of the transfer function is used by the NCO 120 to lock to the frequency of the input signal. The reference signal is initialized by an initial carrier frequency offset \hat{f}_0 and an initial carrier phase offset $\hat{\theta}_0$ which will be represented by the pair $(\hat{f}_0, \hat{\theta}_0)$. In accordance with the principles of the present invention, the pair $(\hat{f}_0, \hat{\theta}_0)$ is computed using signal processing methods as described below in accordance with Figure 2.

Figure 2 illustrates a method for initializing the PLL 100. The PLL initialization module 200 takes as input a sequence of digitally modulated symbols and generates the pair $(\hat{f}_0, \hat{\theta}_0)$ which is passed to the PLL and NCO initialization module 250 to generate the reference signal for use by the PLL 100. As illustrated in Figure 2, a calculate phase module 210 takes as input a digitally modulated symbol $x(n)$ and estimates a phase $\theta_1(n)$ of the symbol $x(n)$. For example, from a symbol $x(n) = \frac{1}{\sqrt{2}} + i \frac{1}{\sqrt{2}}$ drawn from a BPSK constellation, the calculate phase module 210 would generate a phase estimate $\theta_1(n)$ equal to 45° . The table 500 of Figure 5, discussed in greater detail hereinafter, provides an example mapping between symbol $x(n)$ (column 506) and phase $\theta_1(n)$ (column 508). The

phase estimate may be expressed in degrees, radians or any other scaled version of degrees or radians.

In one embodiment, the output of the calculate phase module 210 is expressed in degrees and is in the interval $[-180, 180]$. Alternatively, the output may be in the interval $[0, 360]$.

A remove modulation module 220 removes the angle rotation effect introduced by the underlying modulation format to generate a phase estimate $\theta_2(n)$ which depends only on the carrier frequency and carrier phase offset. The operation of the remove modulation module 220 will be described in accordance with Figures 3A and 3B.

Referring back to Figure 2, an unwrap module 230 unwraps the phase estimates $\theta_2(n)$ to generate a linear version $\theta_3(n)$ of $\theta_2(n)$. This module will be described in accordance with Figures 4A and 4B.

In accordance with one embodiment of the present invention, a curve-fitting algorithm is applied to the linear phase estimates $\theta_3(n)$ to generate an estimate of the pair (θ_0, f_0) . This is accomplished by the curve-fit algorithm module 240. The curve-fit algorithm module 240 approximates the sequence of linear phase estimates $\theta_3(n)$ with a first order polynomial function related to the pair (θ_0, f_0) .

In one embodiment, a recursive least-squares (RLS) method is used implement the curve-fitting method. The RLS method is thus used to approximate an observation vector \mathbf{y} having as components the linear phase

estimates $[\theta_3(0), \theta_3(1), \dots, \theta_3(N-1)]^T$. Other algorithms such as the least-mean-square (LMS) algorithm or the Kalman filtering method may also be used.

The vector \mathbf{y} of linear phase estimates is a vector of noisy data that can be represented as a vector $\mathbf{u} = [u(0), u(1), \dots, u(N-1)]^T$ plus a noise vector $\mathbf{t} = [t(0), t(1), \dots, t(N-1)]^T$ (i.e. $\mathbf{y} = \mathbf{u} + \mathbf{t}$). A component $u(n)$ can be represented by the linear equation dependent of the pair (θ_0, f_0) : $u(n) = \theta_0 + n * T_s * 360 * f_0$ where T_s is the sampling period (in seconds), θ_0 is in degrees, and f_0 is the carrier offset frequency in Hertz.

The observation vector \mathbf{y} can also be modeled with the equation $y = H_n \mathbf{w} + t$ where H_n is an $(N \times 2)$ matrix having a component h_i at row i equal to $[1 \ i * 360 * T_s]$ for $i = 0, \dots, N-1$. \mathbf{w} is a matrix of parameters to be estimated and is equal to $[\theta_0, f_0]^T$. A least-square solution for \mathbf{w} is given by the equation

$\hat{\mathbf{w}} = (H_N^T \cdot H_N)^{-1} \cdot H_N^T \cdot \mathbf{y}$. The estimate $\hat{\mathbf{w}}$, which is equal to $[\hat{\theta}_0, \hat{f}_0]^T$, may be computed recursively using the RLS or Kalman filtering algorithm. Such algorithms are well known to those skilled in the art. Other methods for computing the estimate may be used as well.

The estimation of the pair $[\hat{\theta}_0, \hat{f}_0]^T$ will be described in accordance with the RLS method. The basic idea behind the RLS method is to sequentially update the least squares estimate as new measurements become

available. The observation equation up to time n may be rewritten as

$$\begin{bmatrix} y_1 \\ y_2 \\ \vdots \\ y_{n-1} \\ y_n \end{bmatrix} = \begin{bmatrix} H_{n-1} \\ \mathbf{c}_n^T \end{bmatrix} \bullet \mathbf{w} + \mathbf{u}_n$$

where $\mathbf{c}_n = [1 \quad n \cdot 360 \cdot T_s]^T$. It can be shown that that
 5 the Least Squares (LS) estimate of \mathbf{w} at time n (denoted by $\hat{\mathbf{w}}_n$) can be computed recursively using the following recursions:

1. $\gamma_n^{-1} = 1 + \mathbf{c}_n^T \mathbf{P}_{n-1} \mathbf{c}_n$
- 10 2. $\mathbf{K}_n = \mathbf{P}_{n-1} \mathbf{c}_n / \gamma_n^{-1}$
3. $\mathbf{P}_n = \mathbf{P}_{n-1} - \gamma_n \mathbf{P}_{n-1} \mathbf{c}_n \mathbf{c}_n^T \mathbf{P}_{n-1}$
4. $\text{err}_n = y_n - \mathbf{c}_n^T \mathbf{w}_{n-1}$
5. $\mathbf{w}_n = \mathbf{w}_{n-1} + \mathbf{K}_n \text{err}_n$

15 Assuming \mathbf{P}_0 is known or can be accurately estimated and since \mathbf{c}_n is deterministic, \mathbf{K}_n can be pre-computed. One approach to correctly initialize \mathbf{P}_0 is to set it equal to a large diagonal matrix. As an example, letting

$$\mathbf{P}_0 = \begin{bmatrix} 1\text{e}6 & 0 \\ 0 & 1\text{e}6 \end{bmatrix} \text{ and } T_s = 1\mu\text{s}, \text{ it can be shown that the first}$$

20 ten values of the 2×1 vector \mathbf{K} are given by

$$\begin{aligned} \mathbf{K}_0 &= [0.99900099900100, 0.00000000000000]^T \\ \mathbf{K}_1 &= [0.00000000770834, 0.00277777773493]^T \\ \mathbf{K}_2 &= [-0.16652789131688, 0.00138865759479]^T \\ \mathbf{K}_3 &= [-0.19986009717343, 0.00083316678192]^T \\ 25 \quad \mathbf{K}_4 &= [-0.19988007164837, 0.00055544451064]^T \\ \mathbf{K}_5 &= [-0.19037646934006, 0.00039674985045]^T \end{aligned}$$

$$\begin{aligned} \mathbf{K}_6 &= [-0.17848855883573, 0.00029756592596]^T \\ \mathbf{K}_7 &= [-0.16659725113632, 0.00023144291728]^T \\ \mathbf{K}_8 &= [-0.15549681232540, 0.00018515638948]^T \\ \mathbf{K}_9 &= [-0.14540431489250, 0.00015149312056]^T \end{aligned}$$

5 By applying the vector \mathbf{K} to recursions 4 and 5,
the estimate $\hat{\mathbf{w}}_n$ can be obtained and thus, the pair
[$\hat{\theta}_0, \hat{f}_0$]^T can be computed.

10 The state variables initialization module
represented as PLL and NCO initialization module 250
uses the carrier frequency and phase offset estimates
obtained from the curve fit algorithm module 240 to
initialize the state variables of the PLL 100.

15 Figure 3A illustrates the different components of
the remove modulation module 220 shown in Figure 2.
The remove modulation module 220 comprises remove
modulation logic 300 configured to communicate with one
or more memory elements 301a, 301b and 301c. The
operation of the remove modulation logic 300 shown in
Figure 3A can be readily understood from the flowchart
20 shown in Figure 3B. The remove modulation logic 300
estimates, for every received symbol, the angle
rotation relative to a previous symbol caused by the
channel distortion. The memory elements 301a, 301b and
301c are used to hold values of variables such as
25 AccumRotation, FirstTimeFlag and State which are
updated and carried from a previous symbol processing
interval by the remove modulation logic 300 to a
current symbol processing interval.

Although the remove modulation logic 300 is illustrated for a Binary Phase Shift Keying (BPSK) modulation implementation, this logic may be implemented for any two-dimensional modulation such as Multiple Phase Shift Keying (MPSK) or Multiple Quadrature Amplitude Modulation (M-QAM). For a BPSK implementation, the remove modulation logic 300 may be applied if the carrier frequency offset f_0 satisfies $f_0 < 1/(4T_s)$. For larger carrier frequency offsets, the phase shift from one symbol to another will exceed 90 degrees, which will make the determination as to whether the phase shift is due to the transmitted symbol or the carrier offset difficult. In general, for MPSK modulation, the modulation effect may be removed if the carrier frequency offset f_0 satisfies $f_0 < 1/(2MT_s)$. In a situation when f_0 does not satisfy the previous equation, a training sequence known to the receiver may be used to remove the indetermination given $f_0 < 1/(2T_s)$.

The flowchart of Figure 3B illustrates the different steps performed by the remove modulation logic 300 in an example implementation. At the beginning of the function (step 303), a test is performed to determine if this is the first time the module is called (step 305). If the FirstTimeFlag variable is equal to one, the "Yes" branch is taken and the remove modulation module 220 sets the output phase equal to the input phase (step 310). At step 315 and

step 320 the AccumRotation variable and the FirstTimeFlag variable are reset to zero.

If the FirstTimeFlag is equal to zero at the test step 305, the flowchart proceeds along the "No" branch to step 330. At step 330, the input phase value is rotated by adding to its value the value of the AccumRotation variable. At step 335 the rotated input phase value is confined, if necessary, to the range $[-180^\circ, 180^\circ]$ by using software means, for example, a code written in MATLAB:

```

    if  $\theta_1(n) > 180$ 
         $\theta_1(n) = \theta_1(n) - 360;$ 
    elseif  $\theta_1(n) < -180$ 
         $\theta_1(n) = \theta_1(n) + 360;$ 
    else
         $\theta_1(n) = \theta_1(n);$ 
    end

```

At step 340, a phase difference between the rotated input phase value and the present state is calculated as exemplified by the MATLAB code:

$$\text{TempPhase} = \theta_1(n) - \text{State}.$$

At step 345, the remove modulation logic 300 ensures that the phase difference, e.g., TempPhase, is confined in the range $[-180^\circ, 180^\circ]$ by using, for example, the above described software means. The output phase is calculated at step 350 and the AccumRotation is updated at step 355. Step 350 and

step 355 may be accomplished using a software means,
such as the following MATLAB code:

```

    if abs(TempPhase) > 90

        if ( $\theta_1(n)$  >= 0.0 ) & ( $\theta_1(n)$  <= 180)

            5       $\theta_2(n)$  =  $\theta_1(n)$  - 180;
                  AccumRotation = AccumRotation - 180;

            elseif ( $\theta_1(n)$  < 0.0) & ( $\theta_1(n)$  >= -180)

                 $\theta_2(n)$  =  $\theta_1(n)$  + 180;
                AccumRotation = AccumRotation + 180;

            10      end

        else

             $\theta_2(n)$  =  $\theta_1(n)$ ;
            AccumRotation = AccumRotation + 0.0;

            end

```

15 At step 357, the *AccumRotation* is confined in the
range $[-180^\circ, 180^\circ]$ by similar software means to that
described above.

As illustrated in Figure 3B, before the remove
modulation logic 300 terminates its operation at step
20 304, the present state variable is updated at step 360
by setting its value equal to the output phase.

Figure 4A illustrates the unwrap phase module 230
of Figure 2. The unwrap phase module 230 contains an
unwrap phase logic 400 whose operation is described by
25 the flowchart shown in Figure 4B. The unwrap phase

logic 400 performs a modulo operation on the sequence of phase values received from the remove modulation module 220. As described by the flowchart of Figure 4B, a bounded phase value $\theta_2(n)$ between $[-180^\circ, 180^\circ]$ is converted to its absolute value which allows for a first-order polynomial representation of the sequence of phase values.

Figure 4B illustrates a flowchart which can be used to implement the unwrap phase logic 400. The test step 405 determines if the FirstTimeFlag is equal to one, in which case the "Yes" branch is taken. If the FirstTimeFlag is equal to zero, the unwrap phase logic 400 proceeds along the "No" branch.

If the "yes" branch is taken, at step 410 the output phase is set equal to the input phase and at steps 415 and 420, the AccumRotation and the FirstTimeFlag are reset to zero.

If the "No" branch is taken, at step 430 a rotated phase value is computed by adding to the input phase value the value of AccumRotation. At step 435 a phase difference between the rotated phase value and the present state value is computed. Step 430 and step 435 may be accomplished using a software means such as the following MATLAB code:

```
 $\theta_2(n) = \theta_2(n) + \text{AccumRotation};$ 
DeltaTheta =  $\theta_2(n) - \text{State};$ 
```


At step 440, the unwrapped phase value is computed and at step 445 the AccumRotation value is updated. Step 440 and step 445 may be implemented using the following exemplary software means written in MATLAB:

```

5      if ( abs(DeltaTheta + 360) < abs(DeltaTheta) )
           $\theta_3(n) = \theta_2(n) + 360;$ 
          AccumRotation = AccumRotation + 360;
      elseif ( abs(DeltaTheta - 360) <
10      abs(DeltaTheta) )
           $\theta_3(n) = \theta_2(n) - 360;$ 
          AccumRotation = AccumRotation - 360;
      else
           $\theta_3(n) = \theta_2(n);$ 
          AccumRotation = AccumRotation + 0.0;
15      end
      end

```

At step 450, the present state value is updated and the process ends at step 404.

Figure 5 shows a table 500 containing phase values generated by different modules of the PLL initialization module 200. Table 500 also shows a sequence of transmitted bits (column 502) as well as the transmitted symbols, i.e., "constellation points" (column 504) and the received symbols (column 506). Column 508 contains the phase values generated by the phase module 210 of Figure 2. Column 510 contains the phase values generated by the remove modulation module 220 of Figure 2. Column 512 contains the phase values generated by the unwrap phase module 230 of Figure 2.

Figure 6 illustrates an exemplary curve obtained by applying the curve fitting algorithm to a sequence

of phase values $\theta_3(n)$. As shown in Figure 6, ten input phase values are used to predict the eleventh phase value which is expressed linearly as a function of the carrier frequency offset estimate $\hat{\theta}_0=34^\circ$ and the carrier phase offset estimate $\hat{f}_0=1/(8T_s)$ as previously described. The noisy phase data represent the input phase values, the LS and RLS curve-fit represents the straight line approximation of the noisy data, and the LS and RLS predictor is the predicted value obtained by using the RLS method.

Use of a digital processing algorithm to estimate the initial values of the state variables of the PLL allows reducing the acquisition time by providing an accurate estimate of the carrier frequency offset and the carrier phase offset. The method of the present invention may be implemented in a number of different ways including software, hardware or a combination thereof. It can be implemented as embedded software in a Digital Signal Processor (DSP) or implemented as an Application Specific Integrated Circuit (ASIC). Other implementation methods may also be used.

Although this invention has been illustrated by reference to specific embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made which clearly fall within the scope of the invention. The invention is intended to be protected broadly within the spirit and scope of the appended claims.